High speed nanofluidic protein accumulator.

نویسندگان

  • Dapeng Wu
  • Andrew J Steckl
چکیده

Highly efficient preconcentration is a crucial prerequisite to the identification of important protein biomarkers with extremely low abundance in target biofluids. In this work, poly(dimethylsiloxane) microchips integrated with 10 nm polycarbonate nanopore membranes were utilized as high-speed protein accumulators. Double-sided injection control of electrokinetic fluid flow in the sample channel resulted in highly localized protein accumulation at a very sharp point in the channel cross point. This greatly enhanced the ability to detect very low levels of initial protein concentration. Fluorescein labeled human serum albumin solutions of 30 and 300 pM accumulated to 3 and 30 microM in only 100 s. Initial solutions as low as 0.3 and 3 pM could be concentrated within 200 s to 0.3 and 3 microM, respectively. This demonstrates a approximately 10(5)-10(6) accumulation factor, and an accumulation rate as high as 5000/sec, yielding a >10x improvement over most results reported to date.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

12-bit High Speed Direct Digital Frequency Synthesizer Based on Pipelining Phase Accumulator Design

This paper presents high speed direct digital frequency synthesizer (DDFS) based on pipelining phase accumulator (PA). The proposed 12-bit PA contains three pipelining stages with 4-bit carry-lookahead adder (CLA) with the carries ripple between these stages. Comparing results between similar phase accumulator designed with ripple carry adder on, Cyclone III FPGA platform reveals that the propo...

متن کامل

High-Speed Low-Power Small-Area Accumulator Designs for Direct Digital Frequency Synthesizers

This paper presents high-speed low-power small-area accumulator designs to be used in DDFS systems. To reduce the Numerically Controlled Oscillator (NCO) design complexity and size, only the most significant bits of the accumulator drive the phase to amplitude mapping block. Those bits need to be updated on every sampling clock, while the least significant bits of the accumulator are not visibl...

متن کامل

Fpga Based Implementation of 16-bit Multiplier- Accumulator Using Radix2 Modified Booth Algorithm and Spst Adder Using Verilog

In this paper, we proposed a new architecture of multiplier-and-accumulator (MAC) for high-speed arithmetic and low power. Multiplication occurs frequently in finite impulse response filters, fast Fourier transforms, discrete cosine transforms, convolution, and other important DSP and multimedia kernels. The objective of a good multiplier and accumulator (MAC) is to provide a physically compact...

متن کامل

Hardware Implementation of MAC Unit

Digital signal processing (DSP) applications, the critical operations usually involve many multiplications and/or accumulations. So, for real time signal processing applications, high throughput multiplier–accumulator (MAC) is always a key element to achieve a high-performance digital signal processing application. This is because speed and throughput rate are always the concerns of digital sig...

متن کامل

Multiplier-accumulator Using Radix-2 Modified Booth Algorithm and Spst Adder Using Verilog

In this paper, we propose a new multiplier-and-accumulator (MAC) architecture for low power and high speed arithmetic. High speed and low power MAC units are required for applications of digital signal processing like Fast Fourier Transform, Finite Impulse Response filters, convolution etc. For improving the speed and reducing the dynamic power, there is a need to reduce the glitches (1 to 0 tr...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • Lab on a chip

دوره 9 13  شماره 

صفحات  -

تاریخ انتشار 2009